Freescale Semiconductor /MKE16F16 /SIM /CLKDIV4

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CLKDIV4

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (TRACEFRAC)TRACEFRAC 0TRACEDIV 0 (0)TRACEDIVEN

TRACEDIVEN=0

Description

System Clock Divider Register 4

Fields

TRACEFRAC

Trace clock divider fraction To configure TRACEDIV and TRACEFRAC, the user must clear TRACEDIVEN at first to disable the trace clock divide function.

TRACEDIV

Trace clock divider divisor To configure TRACEDIV, the user must disable TRACEDIVEN at first, and then enable it after setting TRACEDIV.

TRACEDIVEN

Debug Trace Divider Control

0 (0): Debug trace divider disabled

1 (1): Debug trace divider enabled

Links

() ()